ℹ️ This listing was auto-generated from Mastodon's public data. Andrew hasn't claimed it, and it doesn't imply any partnership with or endorsement of SocialDB. Is this you? Claim it · Request removal (free).

Andrew

Mastodon @arx@tech.lgbt

⚔ Compare ☆ Watch Own this channel?

🔄 Data last refreshed 5 hours ago

🤝

Make a deal with Andrew

🔒 Paid proposals held safely in escrow — released only when the work's approved.

Followers

Account age

3 yrs

🧰 Free analysis for Andrew

🕵️ Fake follower check 📊 Engagement rate 💰 What they charge

Known for

Eee… LDA 12, STA &FEFF, INC &FEFF… sure enough it increments to 13. The CPU can read and write this memory-mapped register that directly drives the LEDs.

2 views Eee… LDA 12, STA &FEFF, INC &FEFF… sure enough it increments to 13. The CPU can read and write this memory-mapped register that directly drives the LEDs.

2 views Machinations.

Well, that was way fiddlier than it needed to be but gosh darn it I think I've got the CPU working. It's pulling the reset vector at &FFFC-D, jumping correctly to &D123, doing LDA 12, STA &345, AND 00, LDA &345 (yes, the correct value is being read back in), then JMP (&FFFC) for an infinite loop. I

1 views Well, that was way fiddlier than it needed to be but gosh darn it I think I've got the CPU working. It's pulling the reset vector at &FFFC-D, jumping correctly to &D123, doing LDA 12, STA &345, AND 00, LDA &345 (yes, the correct value is being read back in), then JMP (&FFFC) for an infinite loop. I

Something like this, I hope. If I use Arlet’s 6502 core that plays nice with synchronous Block RAM, and break everything down into a clear pipeline. The key is to reload the shift register in cycle 10, ready in time for its first palette index and RGB output channels update in cycle 11, ready in tim

1 views Something like this, I hope. If I use Arlet’s 6502 core that plays nice with synchronous Block RAM, and break everything down into a clear pipeline. The key is to reload the shift register in cycle 10, ready in time for its first palette index and RGB output channels update in cycle 11, ready in tim

📊 Post engagement

Avg engagement / post

1.1%

Engagement vs followers

Jan 2023

On Mastodon since

🔥 Top post: Eee… LDA 12, STA &FEFF, INC &FEFF… sure enough it increments to · 2 likes + reposts

📊 Activity & format

Posting cadence

2.4 / week

Posts several times a week.

Content mix

Mostly images

Recent: 0 text · 12 image · 0 video.

Follower / following

0.7×

Follows 133 back. A more reciprocal / networked account.

Recent posts

View on Mastodon ↗

🔥 Top post Eee… LDA 12, STA &FEFF, INC &FEFF… sure enough it increments to 13. The CPU can read and write this memory-mapped register that directly drives the LEDs. ★ 2

In VSCode, my 6502 assembly language script writes a value to 0hFEFF, which my Verilog memory-maps to a register that is in turn connected to the physical LEDs at the top level.

Was also a bit of a faff trying to force it to use the Block RAM instead of LUTs but I think it's sorted now. EDIT: Tweaked the code so it's mutually exclusive read or write, which makes it NO_CHANGE rather than READ_FIRST and is a closer …

Well, that was way fiddlier than it needed to be but gosh darn it I think I've got the CPU working. It's pulling the reset vector at &FFFC-D, jumping correctly to &D123, doing LDA 12, STA &345, AND 00, LDA &345 (yes, the correct value is b… ★ 1

Aha! The CPU appears to be pulling its reset vector. Which means it works. Next session I gotta try to un-bork the RAM.

Machinations. ★ 2

Something like this, I hope. If I use Arlet’s 6502 core that plays nice with synchronous Block RAM, and break everything down into a clear pipeline. The key is to reload the shift register in cycle 10, ready in time for its first palette i… ★ 1

Some nice ways of expanding 6-bit to 12-bit RGB.

I wonder if that’s it. ★ 1

Summat like this would be handy, if I could do it.

Right, let's do this properly. Apparently these programmable logic devices prefer clock enable signals that are high only for the duration of a master clock cycle, because power, synchronisation, ease of synthesis etc. That's why I kept se… ★ 1

I wonder what this is. Track inspection gizmotronics?

🐘 Community & instance

Home server

tech.lgbt

A LGBTQ+ tech server — its members and audience skew toward that niche, so expect a community-aligned, engaged following.

On Mastodon since

Jan 2023

Joined in the Twitter-exodus wave of late 2022 — part of the migration that made Mastodon a real destination.

💡 Facts

🗓️Joined Mastodon in 2023 — 3 years ago.

👁️Averages 1 views per post.

📤Posts about 2.4× per week.

🕵️ Fake follower check

Estimated

66/100

Good Credibility score

89%

Real Real audience

Low Fake-follower risk

High Data confidence

Est. 89% real, active audience · Low fake-follower risk.
Engagement (~1.1% of followers engage each post) is around typical for Mastodon.
Established account (3+ years old).

Heuristic estimate from engagement, follower ratios, account age & growth — a screening signal, not a guarantee.

About

Manchester, music, retro technology (especially BBC Micro), comedy, sci-fi, animation, snooker/pool, fluffy animals, trying to be a vegetarian but not in a preachy way. private static void.

📸 Gallery

🔀 Audience overlap

Estimated

Estimated shared audience with similar creators — useful for avoiding overlap (or doubling down) when planning a campaign.

MariJeanGordon 18%

Wojtek Gwiazda 15%

C1S0 13%

Alex | アレックス 13%

Fédé française de Calvinball 13%

Tim Mocarski 10%

More like this

Find more →

Mastodon

C1S0

@megawatt@infosec.exchange

@marijeangordon@mastodonapp.uk

92 Followers

Mastodon

Wojtek Gwiazda

@wojtekgwiazda@newsie.social

92 Followers

Mastodon

Fédé française de Calvinball ✓

@thblt@toad.social

92 Followers

Andrew

Make a deal with Andrew

Known for

📊 Post engagement

📊 Activity & format

Recent posts

🐘 Community & instance

💡 Facts

🕵️ Fake follower check

About

📸 Gallery

🔀 Audience overlap

More like this

✉ Message Andrew

🎤 Event / appearance with Andrew